Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Format verilog code with verible-verilog-format #280

Merged
merged 2 commits into from
Oct 22, 2024
+3,617 −3,687

FPGA: Format verilog code

3514d7e
Select commit
Loading
Failed to load commit list.
Sign in for the full log view
Merged

Format verilog code with verible-verilog-format #280

FPGA: Format verilog code
3514d7e
Select commit
Loading
Failed to load commit list.
build-usb-firmware
succeeded Oct 22, 2024 in 59s