Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Changing names for ram address and data randomization (retry) #229

Merged
merged 1 commit into from
Jul 10, 2024

Conversation

secworks
Copy link
Contributor

@secworks secworks commented Jun 4, 2024

This PR fixes issue #219 - again.
This PR does change the digests, but it is expected according to Yosys.

@mchack-work mchack-work requested review from dehanj and mchack-work and removed request for dehanj and mchack-work June 25, 2024 14:39
@mchack-work
Copy link
Member

Do we use this or the other branch for going forward?

@dehanj
Copy link
Member

dehanj commented Jun 27, 2024

Do we use this or the other branch for going forward?

Both PRs have the same digests, so that is good.

This one have updates to the fw and tk1_mem.h as well, which the other does not have.
So my suggestion is to use this one.

We might want to squash a bit, i think it is enough with 2 commits. One for the FPGA, and one for FW.

@dehanj dehanj changed the title 219 new names again Changing names for ram address and data randomization (retry) Jun 28, 2024
@secworks
Copy link
Contributor Author

secworks commented Jul 9, 2024

Checked a final time. No warnings or errors. Name changes match through code, README.
The difference in resource allocation is six LCs (lower) compared tom main. This is less than a 32-bit register or XOR, shift operations on 16 or 32 bit data. I think we are ready to merge.

@dehanj dehanj force-pushed the 219_new_names_again branch 2 times, most recently from 2e398cd to cb6a7c6 Compare July 10, 2024 11:39
Update:
- README
- testbench
- Symbolic names and variables in fw
- registers
- port name and wires
- Update fpga and fw digests

Signed-off-by: Joachim Strömbergson <[email protected]>
@dehanj dehanj marked this pull request as ready for review July 10, 2024 11:52
Copy link
Member

@dehanj dehanj left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Rebased on main, squashed.
New digests for firmware and fpga.

@dehanj dehanj merged commit 53c5e70 into main Jul 10, 2024
5 checks passed
@dehanj dehanj deleted the 219_new_names_again branch July 10, 2024 11:55
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants