FPGA: Add system reset API #426
ci.yaml
on: pull_request
build-bitstream
3m 45s
check-firmware
1m 13s
check-verilog
56s
build-other-firmwares
1m 3s
check-hashes
1m 16s
Annotations
1 error
check-hashes
Process completed with exit code 2.
|