FPGA: Add system reset API #467

Sign in to view logs

Triggered via pull request August 20, 2024 08:42

dehanj

synchronize #242

system_reset

Status Failure

Total duration 3m 54s

Artifacts –

ci.yaml

on: pull_request

build-bitstream

build-other-firmwares

Annotations

1 error

check-hashes

Process completed with exit code 2.