v0.2.1

Added

-Bender: Add rtl/tc_sram to target rtl, to prevent overwriting of target specific implementations.

Fixed

• tc_sram: Drop string literal from parameter SimInit definition as synopsys throws an elaboration error.
• tc_clk:tc_clk_delay: Add Verilator and synthesis guards.