Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Add Dedicated Classes for IEEE 754 and Recoded Format Conversion #82

Open
wants to merge 1 commit into
base: master
Choose a base branch
from

Conversation

NicolasVanPhan
Copy link

Hello,

I'm currently utilizing SystemVerilog modules generated by Hardfloat in a project and encountered a requirement for Verilog modules that facilitate conversion between the standard IEEE 754 format and Hardfloat's custom "recoded" format.

Proposed Change:

To address this, I propose the instantiation of dedicated classes specifically for this conversion process. This approach aims to produce distinct Verilog modules, ensuring a more streamlined and manageable integration within projects requiring such format conversions.

Benefits:

  • Enhances modularity and reusability of conversion logic.
  • Simplifies integration into existing and future projects by providing ready-to-use Verilog modules.
  • Maintains separation of concerns by dedicating specific classes to handle the conversion process.

I believe this enhancement will significantly benefit others in the community who might be facing similar challenges. I'm eager to hear your thoughts on this suggestion and am open to further discussion or modifications based on feedback.

Thank you for considering my proposal.

Copy link
Contributor

@jerryz123 jerryz123 left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Putting these in the tests directory is not ideal. You should add these in the same file where the helper objects are defined,

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants