FPGA: Add CPU instruction address SPI access control #445
ci.yaml
on: pull_request
build-bitstream
4m 12s
check-firmware
56s
check-verilog
59s
build-other-firmwares
59s
build-spi-bitstream
2m 40s
check-hashes
57s
Annotations
1 error
check-hashes
Process completed with exit code 2.
|