Skip to content

FPGA: Add CPU instruction address SPI access control #433

FPGA: Add CPU instruction address SPI access control

FPGA: Add CPU instruction address SPI access control #433

Triggered via pull request July 9, 2024 09:53
Status Failure
Total duration 5m 1s
Artifacts

ci.yaml

on: pull_request
build-bitstream
3m 40s
build-bitstream
check-firmware
54s
check-firmware
check-verilog
57s
check-verilog
build-other-firmwares
1m 0s
build-other-firmwares
build-spi-bitstream
3m 23s
build-spi-bitstream
Fit to window
Zoom out
Zoom in

Annotations

3 errors and 1 warning
check-verilog
Process completed with exit code 2.
build-spi-bitstream
Unhandled error: HttpError: Not Found
check-hashes
Process completed with exit code 2.
build-spi-bitstream
The following actions uses Node.js version which is deprecated and will be forced to run on node20: actions/github-script@v6. For more info: https://github.blog/changelog/2024-03-07-github-actions-all-actions-will-run-on-node20-instead-of-node16-by-default/