FPGA: Add CPU instruction address SPI access control #429

Sign in to view logs

Triggered via pull request July 9, 2024 09:00

dehanj

synchronize #243

pc_based_access_control_spi

Status Failure

Total duration 4m 45s

Artifacts –

ci.yaml

on: pull_request

build-bitstream

build-other-firmwares

build-spi-bitstream

Annotations

2 errors

check-verilog

Process completed with exit code 2.

check-hashes

Process completed with exit code 2.