FPGA: Add CPU instruction address SPI access control #425
ci.yaml
on: pull_request
build-bitstream
3m 32s
check-firmware
56s
check-verilog
55s
build-other-firmwares
1m 0s
check-hashes
1m 15s
Annotations
2 errors
check-verilog
Process completed with exit code 2.
|
check-hashes
Process completed with exit code 2.
|