FPGA: Add CPU instruction address SPI access control #422
ci.yaml
on: pull_request
build-bitstream
2m 51s
check-firmware
57s
check-verilog
1m 18s
build-other-firmwares
59s
check-hashes
1m 1s
Annotations
2 errors
check-verilog
Process completed with exit code 2.
|
check-hashes
Process completed with exit code 2.
|