Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

add simulation tests for RISCVVIRT32 #234

Merged
merged 1 commit into from
Oct 24, 2023
Merged
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
9 changes: 9 additions & 0 deletions seL4-platforms/platforms.yml
Original file line number Diff line number Diff line change
Expand Up @@ -50,6 +50,15 @@ platforms:
disabled: true
no_hw_build: true

RISCVVIRT32:
arch: riscv
modes: [32]
platform: qemu-riscv-virt
simulation_binary: qemu-riscv-virt32
march: rv32imac
disabled: true
no_hw_build: true

HIFIVE:
arch: riscv
modes: [64]
Expand Down