Add an initial non-optimized ARM NEON kernel #30
Merged
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
This is just a copy of the base kernel that has been tweaked to take advantage of the extra available SIMD registers (32 instead of 16 as in SSE), use FMA instructions and unroll the inner loop. On an AWS c6g.xlarge instance (Graviton 2, 4 vCPU) this achieves ~114 GFLOPS vs ~65 with the base kernel. For comparison OpenBLAS achieves ~150 GFLOPS.
Closed
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
This is just a copy of the base kernel that has been tweaked to take advantage of the extra available SIMD registers (32 instead of 16 as in SSE), use FMA instructions and unroll the inner loop.
On an AWS c6g.xlarge instance (Graviton 2, 4 vCPU) this achieves ~114 GFLOPS vs ~65 with the base kernel. For comparison OpenBLAS achieves ~150 GFLOPS.
Related issues: #18, #27