Fix traces

kuznia-rdzeni · Sep 30, 2024 · 7bb8f3d · 7bb8f3d
1 parent c847344
commit 7bb8f3d
Show file tree

Hide file tree

Showing 2 changed files with 4 additions and 6 deletions.
diff --git a/transactron/testing/gtkw_extension.py b/transactron/testing/gtkw_extension.py
@@ -8,10 +8,8 @@
 
 
 class _VCDWriterExt(_VCDWriter):
-    def __init__(self, fragment, *, vcd_file, gtkw_file, traces):
-        super().__init__(
-            fragment=fragment, vcd_file=vcd_file, gtkw_file=gtkw_file, traces=list(flatten_signals(traces))
-        )
+    def __init__(self, design, *, vcd_file, gtkw_file, traces):
+        super().__init__(design=design, vcd_file=vcd_file, gtkw_file=gtkw_file, traces=list(flatten_signals(traces)))
         self._tree_traces = traces
 
     def close(self, timestamp):
@@ -62,7 +60,7 @@ def gtkw_traces(traces):
 
 @contextmanager
 def write_vcd_ext(engine, vcd_file, gtkw_file, traces):
-    vcd_writer = _VCDWriterExt(engine._fragment, vcd_file=vcd_file, gtkw_file=gtkw_file, traces=traces)
+    vcd_writer = _VCDWriterExt(engine._design, vcd_file=vcd_file, gtkw_file=gtkw_file, traces=traces)
     try:
         engine._vcd_writers.append(vcd_writer)
         yield Tick()

diff --git a/transactron/testing/infrastructure.py b/transactron/testing/infrastructure.py
@@ -184,7 +184,7 @@ def __init__(
             # TODO: try to merge with Amaranth.
             if isinstance(extra_signals, Callable):
                 extra_signals = extra_signals()
-            clocks = [d.clk for d in cast(Any, self)._fragment.domains.values()]
+            clocks = [d.clk for d in cast(Any, self)._design.fragment.domains.values()]
 
             self.ctx = write_vcd_ext(
                 cast(Any, self)._engine,