FPU rounding module #2964
main.yml
on: pull_request
Synthesize full core
55s
Build regression tests (riscv-tests)
37s
Build regression tests (riscv-arch-test)
39s
Run unit tests
7m 27s
Check code formatting and typing
34s
Run regression tests (riscv-tests)
3m 48s
Run regression tests (riscv-arch-test)
12m 54s
Artifacts
Produced during runtime
Name | Size | |
---|---|---|
verilog-full-core
|
455 KB |
|