User Mode and remaining mstatus fields #2951
main.yml
on: pull_request
Synthesize full core
1m 0s
Build regression tests (riscv-tests)
45s
Build regression tests (riscv-arch-test)
46s
Run unit tests
6m 43s
Check code formatting and typing
36s
Run regression tests (riscv-tests)
3m 54s
Run regression tests (riscv-arch-test)
12m 54s
Annotations
1 error
Run unit tests
Process completed with exit code 1.
|
Artifacts
Produced during runtime
Name | Size | |
---|---|---|
verilog-full-core
|
466 KB |
|