Skip to content

Commit

Permalink
Update version to 0.1.2
Browse files Browse the repository at this point in the history
  • Loading branch information
@gmlarumbe
gmlarumbe committed Apr 6, 2024
1 parent bfac7c4 commit eaeefce
Show file tree
Hide file tree
Showing 2 changed files with 2 additions and 2 deletions.
2 changes: 1 addition & 1 deletion test-hdl
Submodule test-hdl updated 6 files
+2 −0 verilog/verilog-ext/test-hdl-verilog-ext-setup-package-test.el
+2 −0 verilog/verilog-ext/test-hdl-verilog-ext-setup-package.el
+2 −0 verilog/verilog-ext/test-hdl-verilog-ext-setup-straight.el
+2 −0 vhdl/vhdl-ext/test-hdl-vhdl-ext-setup-package-test.el
+2 −0 vhdl/vhdl-ext/test-hdl-vhdl-ext-setup-package.el
+2 −0 vhdl/vhdl-ext/test-hdl-vhdl-ext-setup-straight.el
2 changes: 1 addition & 1 deletion vhdl-ts-mode.el
View file
Original file line number Diff line number Diff line change
Expand Up @@ -4,7 +4,7 @@

;; Author: Gonzalo Larumbe <[email protected]>
;; URL: https://github.com/gmlarumbe/vhdl-ts-mode
;; Version: 0.1.1
;; Version: 0.1.2
;; Keywords: VHDL, IDE, Tools
;; Package-Requires: ((emacs "29.1"))

Expand Down

0 comments on commit eaeefce

Please sign in to comment.