Skip to content
This repository has been archived by the owner on Aug 21, 2024. It is now read-only.

Allows setting the initial phase offset for the clock to zero #165

Merged
merged 1 commit into from
Jan 23, 2020

Conversation

chick
Copy link
Collaborator

@chick chick commented Jan 23, 2020

so that simulation starts with clock high.
@johnsbrew reports testing scenarios where it is desirable to start simulation with clock high
See: chisel-testers/issues/280

so that simulation starts with clock high
@chick chick added the enhancement New feature or request label Jan 23, 2020
@chick chick requested a review from ucbjrl January 23, 2020 17:44
@chick chick requested a review from a team as a code owner January 23, 2020 17:44
@chick chick self-assigned this Jan 23, 2020
@claassistantio
Copy link

claassistantio commented Jan 23, 2020

CLA assistant check
All committers have signed the CLA.

Copy link
Contributor

@ucbjrl ucbjrl left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

lgtm

@chick chick merged commit 582a30b into master Jan 23, 2020
@ucbjrl ucbjrl added this to the 1.2.x milestone Feb 4, 2020
Sign up for free to subscribe to this conversation on GitHub. Already have an account? Sign in.
Labels
enhancement New feature or request
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants