Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Generate LEF and DEF files #7

Open
LYX-SOUL opened this issue Dec 1, 2021 · 0 comments
Open

Generate LEF and DEF files #7

LYX-SOUL opened this issue Dec 1, 2021 · 0 comments

Comments

@LYX-SOUL
Copy link

LYX-SOUL commented Dec 1, 2021

Hi:
I have a RTL code for a chip, the netlist files( .def and .v) are obtained through the synthesis of DC, now what do I do to get LEF and DEF files?

Thanks
@jinwookjungs
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
1 participant
@LYX-SOUL