Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Support for STM32 series #16

Open
fedy0 opened this issue Feb 19, 2022 · 2 comments
Open

Support for STM32 series #16

fedy0 opened this issue Feb 19, 2022 · 2 comments

Comments

@fedy0
Copy link

fedy0 commented Feb 19, 2022

Please could you adapt this to STM32 series that use SWD?
I tried using this on an STM32 but it seems the protocol layout for the memory is different even though they use SWD and ARM-based

@Sejny
Copy link

Sejny commented Jun 22, 2023

I working on it, but i have only sucess with reading core ID. I am stuck on DP/AP. On STM32 is something very different. Writing/reading memory and registers always return zeros.

https://research.kudelskisecurity.com/2020/06/15/swd-bonus-mem-ap-security/ This documet help me well, but i am on start

@Kzen-lab
Copy link

It would be really great if this excellent project was adapted to the STM32 series.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

3 participants